Information for "intel/celeron/g3900e"

Basic information

Display title	Celeron G3900E - Intel
Default sort key	Celeron G3900E, Intel
Page length (in bytes)	4,159
Page ID	19715
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	12
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Page protection

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Edit history

Page creator	ChipIt (talk \| contribs)
Date of page creation	16:22, 4 July 2017
Latest editor	ChippyBot (talk \| contribs)
Date of latest edit	16:16, 13 December 2017
Total number of edits	15
Total number of distinct authors	2
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Page properties

Transcluded templates (22)	Templates used on this page: Template:abbr (edit) Template:arch (view source) (protected) Template:cache size (view source) (protected) Template:chip (view source) (protected) Template:expansions (edit) Template:integrated graphics (edit) Template:intel (view source) (protected) Template:intel title (view source) (protected) Template:istrue (view source) (protected) Template:link-intel (view source) (protected) Template:link-packages (edit) Template:link-x86 (view source) (protected) Template:main (view source) (protected) Template:memory controller (edit) Template:packages (edit) Template:packages/intel/fcbga-1440 (edit) Template:skylake hardware accelerated video table (edit) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Template:x86 (view source) (protected) Template:x86 features (view source) (protected) Module:chip (view source)

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Celeron G3900E - Intel#io +
device id	0x1902 +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Software Guard Extensions +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has x86 advanced encryption standard instruction set extension	true +
integrated gpu	HD Graphics 510 +
integrated gpu base frequency	350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designer	Intel +
integrated gpu execution units	12 +
integrated gpu max frequency	950 MHz (0.95 GHz, 950,000 KHz) +
integrated gpu max memory	65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
l1$ size	128 KiB (131,072 B, 0.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	8-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	4-way set associative +
l2$ size	0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
max memory bandwidth	31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels	2 +
max pcie lanes	16 +
supported memory type	LPDDR3-1866 +, DDR3L-1600 + and DDR4-2133 +
x86/has software guard extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Basic information

Page protection

Edit history

Page properties